

## **TFT LCD Tentative Specification**

### **MODEL NO.: V260B1 - L01**

LCD TV Head Division	
AVP	郭振隆

QRA Dept.	TVHD / PDD		
	DDIII	DDII	DDI
Approval	Approval	Approval	Approval
陳永一	李汪洋	藍文錦	林文聰

LCD TV Marketing and Product Management Division	
Product Manager	陳立宜 謝芳宜 王心怡

## - CONTENTS -

REVISION HISTORY		-----	3
1. GENERAL DESCRIPTION		-----	4
1.1 OVERVIEW			
1.2 FEATURES			
1.3 APPLICATION			
1.4 GENERAL SPECIFICATIONS			
1.5 MECHANICAL SPECIFICATIONS			
2. ABSOLUTE MAXIMUM RATINGS		-----	5
2.1 ABSOLUTE RATINGS OF ENVIRONMENT			
2.2 ELECTRICAL ABSOLUTE RATINGS			
2.2.1 TFT LCD MODULE			
2.2.2 BACKLIGHT UNIT			
3. ELECTRICAL CHARACTERISTICS		-----	7
3.1 TFT LCD MODULE			
3.2 BACKLIGHT INVERTER UNIT			
3.2.1 CCFL(Cold Cathode Fluorescent Lamp) CHARACTERISTICS			
3.2.2 INVERTER CHARACTERISTICS			
3.2.3 INVERTER INTERFACE CHARACTERISTICS			
4. BLOCK DIAGRAM		-----	12
4.1 TFT LCD MODULE			
5. INTERFACE PIN CONNECTION		-----	13
5.1 TFT LCD MODULE			
5.2 BACKLIGHT UNIT			
5.3 INVERTER UNIT			
5.4 BLOCK DIAGRAM OF INTERFACE			
5.5 LVDS INTERFACE			
5.6 COLOR DATA INPUT ASSIGNMENT			
6. INTERFACE TIMING		-----	19
6.1 INPUT SIGNAL TIMING SPECIFICATIONS			
6.2 POWER ON/OFF SEQUENCE			
7. OPTICAL CHARACTERISTICS		-----	22
7.1 TEST CONDITIONS			
7.2 OPTICAL SPECIFICATIONS			
8. PRECAUTIONS		-----	26
8.1 ASSEMBLY AND HANDLING PRECAUTIONS			
8.2 SAFETY PRECAUTIONS			
8.3 STORAGE PRECAUTIONS			
9. MECHANICAL CHARACTERISTICS		-----	27

**REVISION HISTORY**

Version	Date	Page (New)	Section	Description
Ver 0.0	Aug. 02,'06	All	All	Tentative Specification was first issued.

## 1. GENERAL DESCRIPTION

### 1.1 OVERVIEW

V260B1- L01 is a TFT Liquid Crystal Display module with 12-CCFL Backlight unit and 1ch-LVDS interface. The display diagonal is 26". This module supports 1366 x 768 WXGA format and can display 16.2M colors(6-bits+FRC colors). The inverter module for backlight is built-in.

### 1.2 FEATURES

- Excellent brightness (550nits)
- Contrast ratio (800:1)
- Fast response time (8ms)
- Color saturation NTSC 72%
- WXGA (1366 x 768 pixels) resolution
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Viewing angle: 160(H)/130(V) (CR>10) TN technology
- Color reproduction (Nature color)
- RoHS compliance

### 1.3 APPLICATION

- TFT LCD TVs
- High brightness, multi-media displays

### 1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	575.769 (H) x 323.712 (V) (26" diagonal)	mm	(1)
Bezel Opening Area	580.8 (H) x 328.8 (V)	mm	
Driver Element	a-si TFT active matrix	-	
Pixel Number	1366 x R.G.B. x 768	pixel	
Pixel Pitch (Sub Pixel)	0.1405 (H) x 0.4215 (V)	mm	
Pixel Arrangement	RGB vertical stripe	-	
Display Colors	16.2M	color	
Display Operation Mode	Transmissive mode / Normally White	-	
Surface Treatment	Anti-Glare coating (Haze 25%) Hard coating (3H)	-	

### 1.5 MECHANICAL SPECIFICATIONS

Item	Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal(H)	625.5	626	mm	
	Vertical(V)	372.5	373	mm	
	Depth(D)	35.6	36.6	mm	To PCB cover
	Depth(D)	41.2	42.2	mm	To inverter cover
Weight	--	4500	--	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

## 2. ABSOLUTE MAXIMUM RATINGS

### 2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	$T_{ST}$	-20	+60	°C	(1)
Operating Ambient Temperature	$T_{OP}$	0	+50	°C	(1), (2)
Shock (Non-Operating)	$S_{NOP}$	-	50	G	(3), (5)
Vibration (Non-Operating)	$V_{NOP}$	-	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. ( $T_a = 40$  °C).
- (b) Wet-bulb temperature should be 39 °C Max. ( $T_a > 40$  °C).
- (c) No condensation.


Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 60 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 60 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.

Note (3) 11 ms, half sine wave, 1 time for  $\pm X$ ,  $\pm Y$ ,  $\pm Z$ .

Note (4) 10 ~ 500 Hz, 10 min, 1 time each X, Y, Z.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

**Relative Humidity (%RH)**



## 2.2 ELECTRICAL ABSOLUTE RATINGS

### 2.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	V <sub>CC</sub>	-0.3	6.0	V	
Input Signal Voltage	V <sub>IN</sub>	-0.3	3.6	V	(1)

### 2.2.2 BACKLIGHT UNIT

Item	Symbol	Test Condition	Min.	Type	Max.	Unit	Note
Lamp Voltage	V <sub>W</sub>	T <sub>a</sub> = 25	-	-	3000	V <sub>RMS</sub>	
Power Supply Voltage	V <sub>BL</sub>	-	0	-	30	V	(1)
Control Signal Level	-	-	-0.3	-	7	V	(1), (3)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation should be restricted to the conditions described under normal operating conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals includes Backlight On/Off Control, Internal PWM Control, External PWM Control and Internal/External PWM Selection.

### 3. ELECTRICAL CHARACTERISTICS


#### 3.1 TFT LCD MODULE

T<sub>a</sub> = 25 ± 2 °C


Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Power Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	(1)
Power Supply Ripple Voltage	V <sub>RP</sub>	-	-	100	mV	
Rush Current	I <sub>RUSH</sub>	-	-	3.0	A	(2)
Power Supply Current	I <sub>CC</sub>	-	(0.7)	-	A	(3)
White		-	(0.9)	-	A	
Black		-	(0.8)	-	A	
Vertical Stripe						
LVDS Interface	Differential Input High Threshold Voltage	V <sub>LVTH</sub>	-	-	+100	mV
	Differential Input Low Threshold Voltage	V <sub>LVTL</sub>	-100	-	-	mV
CMOS interface	Common Input Voltage	V <sub>LVC</sub>	1.125	1.25	1.375	V
	Terminating Resistor	R <sub>T</sub>		100		ohm
CMOS interface	Input High Threshold Voltage	V <sub>IH</sub>	2.7	-	3.3	V
	Input Low Threshold Voltage	V <sub>IL</sub>	0	-	0.7	V

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:




Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at  $V_{cc} = 5$  V,  $T_a = 25 \pm 2$  °C,  $f_v = 60$  Hz,  
 whereas a power dissipation check pattern below is displayed.

a. White Pattern




Active Area

b. Black Pattern




Active Area

c. Vertical Stripe Pattern



Active Area



### 3.2 BACKLIGHT INVERTER UNIT


#### 3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS ( $T_a = 25 \pm 2$ °C)

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Lamp Voltage	$V_w$	-	(980)	-	$V_{RMS}$	$I_L = 6.0\text{mA}$
Lamp Current	$I_L$	5.5	6.0	6.5	$\text{mA}_{RMS}$	(1)
Lamp Starting Voltage	$V_s$	-	-	(1790)	$V_{RMS}$	(2), $T_a = 0$ °C
		-	-	(1200)	$V_{RMS}$	(2), $T_a = 25$ °C
Operating Frequency	$F_o$	50	-	70	KHz	(3)
Lamp Life Time	$L_{BL}$	50,000	60,000	-	Hrs	(4)

**3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)**

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Power Consumption	P <sub>BL</sub>	-	78	82	W	(5), I <sub>L</sub> = 6.0mA
Power Supply Voltage	V <sub>BL</sub>	22.8	24	25.2	V <sub>DC</sub>	
Power Supply Current	I <sub>BL</sub>	-	3.25	-	A	Non Dimming
Input Ripple Noise	-	-	-	500	mV <sub>P-P</sub>	V <sub>BL</sub> = 22.8V
Backlight Turn on Voltage	V <sub>BS</sub>	(1790)	-	-	V <sub>RMS</sub>	Ta = 0 °C
		(1200)	-	-	V <sub>RMS</sub>	Ta = 25 °C
Oscillating Frequency	F <sub>W</sub>	55	58	61	kHz	
Dimming Frequency	F <sub>B</sub>	150	160	170	Hz	
Minimum Duty Ratio	D <sub>MIN</sub>	-	20	-	%	

Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:



Note (2) The lamp starting voltage V<sub>S</sub> should be applied to the lamp for more than 1 second under starting up duration. Otherwise the lamp could not be lighted on completed.

Note (3) The lamp frequency may produce interference with horizontal synchronous frequency from the display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.

Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point.) as the time in which it continues to operate under the condition  $T_a = 25 \pm 2$  and  $I_L = 5.5 \sim 6.5 \text{mA}_{\text{RMS}}$ .

Note (5) The power supply capacity should be higher than the total inverter power consumption  $P_{BL}$ . Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.


Note (6) The measurement of Max. value is based on 26" backlight unit under 24V input voltage and 6.3mA lamp in average after lighting for 30 minutes.

### 3.2.3 INVERTER INTERFACE CHARACTERISTICS

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit	Note
Error Signal	ERR	-	-	-	-	-	(Note 2)
On/Off Control Voltage	ON	$V_{BLON}$	-	2.0	-	5.0	V
	OFF		-	0	-	0.8	V
Internal/External PWM Select Voltage	HI	$V_{SEL}$	-	2.0	-	5.0	V
	LO		-	0	-	0.8	V
Internal PWM Control Voltage	MAX	$V_{IPWM}$	$V_{SEL} = L$	-	-	3.3	V
	MIN			-	0	-	V
External PWM Control Voltage	HI	$V_{EPWM}$	$V_{SEL} = H$	2.0	-	5.0	V
	LO			0	-	0.8	V
Control Signal Rising Time	$T_r$	-	-	-	100	ms	
Control Signal Falling Time	$T_f$	-	-	-	100	ms	
PWM Signal Rising Time	$T_{PWMR}$	-	-	-	50	us	
PWM Signal Falling Time	$T_{PWMF}$	-	-	-	50	us	
Input impedance	$R_{IN}$	-	1	-	-	M	
BLON Delay Time	$T_{on}$	-	1	-	-	ms	
BLON Off Time	$T_{off}$	-	1	-	-	ms	


Note (1) The SEL signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM selection (SEL) during backlight turn on period.

Note (2) When inverter protective function is triggered, ERR will output open collector status. In normal operation, the signal of ERR will output a low level voltage.



## 4. BLOCK DIAGRAM

### 4.1 TFT LCD MODULE



## 5. INTERFACE PIN CONNECTION

### 5.1 TFT LCD MODULE

#### CNF1 Connector Pin Assignment

Pin No.	Symbol	Description	Note
1	NC	No Connection	
2	NC	No Connection	
3	NC	No Connection	
4	GND	Ground	
5	RX0-	Negative transmission data of pixel 0	
6	RX0+	Positive transmission data of pixel 0	
7	GND	Ground	
8	RX1-	Negative transmission data of pixel 1	
9	RX1+	Positive transmission data of pixel 1	
10	GND	Ground	
11	RX2-	Negative transmission data of pixel 2	
12	RX2+	Positive transmission data of pixel 2	
13	GND	Ground	
14	RXCLK-	Negative of clock	
15	RXCLK+	Positive of clock	
16	GND	Ground	
17	RX3-	Negative transmission data of pixel 3	
18	RX3+	Positive transmission data of pixel 3	
19	GND	Ground	
20	NC	No Connection	
21	SELLVDS	Select LVDS data format	(2)
22	NC	No Connection	
23	GND	Ground	
24	GND	Ground	
25	GND	Ground	
26	VCC	Power supply: +5V	
27	VCC	Power supply: +5V	
28	VCC	Power supply: +5V	
29	VCC	Power supply: +5V	
30	VCC	Power supply: +5V	

Note (1) Connector Part No.: JAE,FI-X30SSL-HF or compatible

Note (2) Please refer to 5.5 LVDS INTERFACE (Page 17)

## 5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

CN3-CN8 (Housing): BDBR-03(4.0)V-1S(JST)


Pin No.	Symbol	Description	Wire Color
1	HV	High Voltage	Pink
2	HV	High Voltage	White

Note (1) The backlight interface housing for high voltage side is a model BDBR-03(4.0)V-1S, manufactured by JST. The mating header on inverter part number is SM02 (8.0)B-BDBS-1-TB(LF) or equivalent.

CN2 (Housing): ZHR-2 (JST) or equivalent

Pin No.	Symbol	Description	Wire Color
1	LV	Low Voltage (+)	Black
2	LV	Low Voltage (-)	White

Note (2) The backlight interface housing and return cable for low voltage side is a model ZHR-2 , manufactured by JST or equivalent. The mating header on inverter part number is S2B-ZR-SM4A-TF(D)(LF) or equivalent.



### 5.3 INVERTER UNIT

CN1(Header): S14B -PH-SM4-TB(D)(LF)(JST) or equivalent.

Pin No.	Symbol	Description
1	VBL	+24V Power input
2		
3		
4		
5		
6	GND	Ground
7		
8		
9		
10		
11	ERR	Normal (GND) Abnormal(Open collector)
12	BLON	BL ON/OFF
13	I_PWM	Internal PWM Control
14	E_PWM	External PWM Control

Notice:

#PIN 13:Analog Dimming Control (Use Pin 13) : 0V~3.3V and Pin 14 must open.

#PIN 14:PWM Dimming Control (Use Pin 14) : Pin 13 must open.

#Pin 13(I\_PWM) and Pin 14(E\_PWM) can not open in same period.


CN2(Header): S2B-ZR-SM4A-TF or equivalent.

Pin No.	Symbol	Description
1	CCFL COLD	CCFL low voltage (+)
2	CCFL COLD	CCFL low voltage (-)

CN3-CN8 (Header): SM02(8.0)B-BDBS-1-TB(LF)(JST) or equivalent

Pin	Name	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage

#### 5.4 BLOCK DIAGRAM OF INTERFACE



R0~R7 : Pixel R Data ,

G0~G7 : Pixel G Data ,

B0~B7 : Pixel B Data ,

DE : Data enable signal

Note (1) The system must have the transmitter to drive the module.

Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

**5.5 LVDS INTERFACE**

	SIGNAL		TRANSMITTER THC63LVDM83A		INTERFACE CONNECTOR		RECEIVER THC63LVDF84A		TFT CONTROL INPUT	
	SELLVDS =H	SELLVDS =L	PIN	INPUT	Host	TFT-LCD	PIN	OUTPUT	SELLVDS =H	SELLVDS =L
24 bit	R0	R2	51	TxIN0	TA OUT0+	Rx 0+	27	Rx OUT0	R0	R2
	R1	R3	52	TxIN1			29	Rx OUT1	R1	R3
	R2	R4	54	TxIN2			30	Rx OUT2	R2	R4
	R3	R5	55	TxIN3			32	Rx OUT3	R3	R5
	R4	R6	56	TxIN4			33	Rx OUT4	R4	R6
	R5	R7	3	TxIN6			35	Rx OUT6	R5	R7
	G0	G2	4	TxIN7	TA OUT0-	Rx 0-	37	Rx OUT7	G0	G2
	G1	G3	6	TxIN8			38	Rx OUT8	G1	G3
	G2	G4	7	TxIN9			39	Rx OUT9	G2	G4
	G3	G5	11	TxIN12	TA OUT1+	Rx 1+	43	Rx OUT12	G3	G5
	G4	G6	12	TxIN13			45	Rx OUT13	G4	G6
	G5	G7	14	TxIN14			46	Rx OUT14	G5	G7
	B0	B2	15	TxIN15	TA OUT1-	Rx 1-	47	Rx OUT15	B0	B2
	B1	B3	19	TxIN18			51	Rx OUT18	B1	B3
	B2	B4	20	TxIN19			53	Rx OUT19	B2	B4
	B3	B5	22	TxIN20			54	Rx OUT20	B3	B5
	B4	B6	23	TxIN21	TA OUT2+	Rx 2+	55	Rx OUT21	B4	B6
	B5	B7	24	TxIN22			1	Rx OUT22	B5	B7
	DE	DE	30	TxIN26			6	Rx OUT26	DE	DE
	R6	R0	50	TxIN27	TA OUT2-	Rx 2-	7	Rx OUT27	R6	R0
	R7	R1	2	TxIN5			34	Rx OUT5	R7	R1
	G6	G0	8	TxIN10			41	Rx OUT10	G6	G0
	G7	G1	10	TxIN11			42	Rx OUT11	G7	G1
	B6	B0	16	TxIN16	TA OUT3+	Rx 3+	49	Rx OUT16	B6	B0
	B7	B1	18	TxIN17			50	Rx OUT17	B7	B1
	RSVD 1	RSVD 1	25	TxIN23			2	Rx OUT23	NC	NC
	RSVD 2	RSVD 2	27	TxIN24			3	Rx OUT24	NC	NC
	RSVD 3	RSVD 3	28	TxIN25	TA OUT3-	Rx 3-	5	Rx OUT25	NC	NC
		DCLK	31	TxCLK IN			26	RxCLK OUT	DCLK	

R0~R7: Pixel R Data (7; MSB, 0; LSB)

G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal

Notes(1) RSVD(reserved)pins on the transmitter shall be "H" or "L".

## 5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

Color		Data Signal																							
		Red								Green								Blue							
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Gray Scale Of Red	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red(1)	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red(2)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
	Red(253)	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0		
	Red(254)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Gray Scale Of Green	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	
	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
	Green(253)	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	
	Green(254)	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
Gray Scale Of Blue	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	

Note (1) 0: Low Level Voltage, 1: High Level Voltage

## 6. INTERFACE TIMING

### 6.1 INPUT SIGNAL TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	1/Tc	60	86	88	MHz	
	Input cycle to cycle jitter	Trcl	-	-	200	ps	
LVDS Receiver Data	Setup Time	Tlvsu	600	-	-	ps	
	Hold Time	Tlvhd	600	-	-	ps	
Vertical Active Display Term	Frame Rate	Fr5	47	50	53	Hz	(2)
		Fr6	57	60	63	Hz	
	Total	Tv	778	795	888	Th	Tv=Tvd+Tvb
	Display	Tvd	768	768	768	Th	-
	Blank	Tvb	10	27	120	Th	-
Horizontal Active Display Term	Total	Th	1442	1798	1936	Tc	Th=Thd+Thb
	Display	Thd	1366	1366	1366	Tc	-
	Blank	Thb	76	432	570	Tc	-


Note (1) Since this module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

(2) Please refer to 5.1 for detail information.

### INPUT SIGNAL TIMING DIAGRAM




**LVDS RECEIVER INTERFACE TIMING DIAGRAM**



## 6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.

Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.

Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance.

Note (4) T4 should be measured after the module has been fully discharged between power off and on period.

Note (5) Interface signal shall not be kept at high impedance when the power is on.

## 7. OPTICAL CHARACTERISTICS

### 7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	T <sub>a</sub>	25±2	°C
Ambient Humidity	H <sub>a</sub>	50±10	%RH
Supply Voltage	V <sub>CC</sub>	5.0	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
Lamp Current	I <sub>L</sub>	6.0 ± 0.5	mA
Oscillating Frequency (Inverter)	F <sub>w</sub>	58 ± 3	KHz
Vertical Frame Rate	F <sub>r</sub>	60	Hz


### 7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Note	
Contrast Ratio	CR		(800)			-	(2)	
	T <sub>R</sub>		(3)					
	T <sub>F</sub>		(5)			ms	(3)	
Center Luminance of White	L <sub>C</sub>		(550)				(4)	
White Variation	δW			(1.3)		-	(7)	
Cross Talk	CT			(4)	%		(5)	
Color Chromaticity	Red	θ <sub>x</sub> =0°, θ <sub>y</sub> =0° Viewing Normal Angle	Rx	(0.635)		-	(6)	
			Ry	(0.331)		-		
	Green		Gx	(0.277)		-		
			Gy	(0.579)		-		
	Blue		Bx	(0.153)		-		
			By	(0.070)		-		
	White		Wx	(0.280)			Target	
			Wy	(0.285)				
	Color Gamut		CG	(72)		%	NTSC	
Viewing Angle	Horizontal	CR≥10	θ <sub>x</sub> +	(80)			(1)	
			θ <sub>x</sub> -	(80)				
	Vertical		θ <sub>y</sub> +	(70)				
			θ <sub>y</sub> -	(60)				
						Deg.		

Note (1) Definition of Viewing Angle ( $\theta_x, \theta_y$ ):

Viewing angles are measured by EZ-Contrast 160R (Eldim)



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


$$\text{Contrast Ratio (CR)} = L_{255} / L_0$$

$L_{255}$ : Luminance of gray level 255

$L_0$ : Luminance of gray level 0

$CR = CR(X)$ , where  $CR(X)$  is corresponding to the Contrast Ratio of the point X at the figure in Note (7).

Note (3) Definition of Response Time ( $T_R, T_F$ ):



Note (4) Definition of Luminance of White ( $L_C$ ):

Measure the luminance of gray level 255 at center point and 5 points

$L_C = L(5)$ , where  $L(X)$  is corresponding to the luminance of the point X at the figure in Note (7).


Note (5) Definition of Cross Talk (CT):

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where:


$Y_A$  = Luminance of measured location without gray level 0 pattern ( $\text{cd}/\text{m}^2$ )

$Y_B$  = Luminance of measured location with gray level 0 pattern ( $\text{cd}/\text{m}^2$ )



Note (6) Measurement Setup:


The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.



Note (7) Definition of White Variation ( $\delta W$ ):

Measure the luminance of gray level 255 at 5 points

$$\delta W = \text{Maximum} [L(1), L(2), L(3), L(4), L(5)] / \text{Minimum} [L(1), L(2), L(3), L(4), L(5)]$$



## 8. PRECAUTIONS

### 8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas.  
The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

### 8.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

### 8.3 STORAGE PRECAUTIONS

When storing modules as spares for a long time, the following precaution is necessary.

- (1) Do not leave the module in high temperature, and high humidity for a long time.  
It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
- (2) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

## **9. MECHANICAL CHARACTERISTICS**

